Dr Toomas P Plaks

Conference Chair
Dr Toomas P Plaks

London
Contact the Chair

LinkedIn connection requests welcome

ERSA Partners

ERSA Media Sponsor

ERSA’12 PROGRAMME

ERSA INVITED TALK

Dr. Yohei Hori
Tackling the Security Issues of FPGA Partial Reconfiguration with Physical Unclonable Function,
Dr. Yohei Hori,
National Institute of Advanced Science and Technology, Japan
Time: 10:40 - 11:20am:
Location: Gold Room

Abstract:

Protecting the confidentiality and integrity of FPGA is of significant concern in electronics markets as FPGAs are coming into common use in the commercial, industrial and other field of products. Since the configuration information of FPGA is just an electronic data stream, it can be easily eavesdropped and tampered on the data bus or network. Such security issues are clearly hindering the use of partial reconfiguration systems, where users can download favorite circuits from the Internet on demand.

Of course the current high-end FPGAs have cryptographic cores to counteract such security issues, but in 2011, it was reported that the encryption key embedded in the FPGA was successfully extracted by side-channel attack. This success of the attack indicates that, with state-of-the-art techniques, the fixed key in non-volatile memory can be the flaw of the security-sensitive systems.

To tackle such security issues, Physical Unclonable Functions (PUFs) have been gathering wide attention. Silicon PUF is a circuit to generate a unique ID by using the device variation. The generated ID is to say a volatile secret, and no secret information need to be stored in the device. This talk will first introduce the security issues in the modern LSI markets, and then presents how PUF can solve the problems of FPGA security.

Bio:

Yohei Hori is a research scientist at the National Institute of Advanced Industrial Science and Technology (AIST), Japan. He received the PhD (2004) in engineering from the University of Tsukuba, Japan. He spent the first five years after PhD as a postdoctoral researcher in AIST and developed various dynamically reconfigurable systems with FPGAs. He moved to Chuo University as a research scientist in 2009 and worked on the hardware security including side-channel analysis and physical unclonable functions. He moved back to AIST in 2010 and worked as a member of the SASEBO development team, which is the most popular side-channel evaluation board used in more than 30 countries in the world. His current research interest includes the partially reconfigurable systems, side-channel analysis, fault analysis and physical unclonable functions.

fig_09

ERSA KEYNOTES

Prof. Stephen Brown "Towards OpenCL Compilation into High-Performance Hardware for FPGAs"

Prof. Stephen Brown
Towards OpenCL Compilation into High-Performance Hardware for FPGAs,
Prof. Stephen Brown,
University of Toronto & Altera, Canada
Time: 01:20 - 02:20pm
Location: Gold Room

Dr. Edward R. Beadle, "Software-Based Reconfigurable Computing Platform..."

Dr. Edward R. Beadle
Software-Based Reconfigurable Computing Platform (AppSTARTM) for Multi-Mission Payloads in Spaceborne and Near-Space Vehicles ,
Dr. Edward R. Beadle and Dr. Tim Dyson,
Harris Corporation, USA
Time: 03:20 - 04:20pm:
Location: Gold Room

Jonathan P. Graf, "Ensuring Design Integrity through Analysis ..."

Jonathan P. Graf
Ensuring Design Integrity through Analysis of FPGA Bitstreams and IP Cores,
Jonathan P. Graf
Luna Innovations Inc., USA
Time: 11:20 - 12:20am:
Location: Gold Room

ERSA Invited Talks

Prof. Hiroaki Nishi "Future Internet Infrastructure and its ..."

Prof. Hiroaki Nishi
Future Internet Infrastructure and its Hardware Support Technology for Smart Grid,
Prof. Hiroaki Nishi,
Keio University, Japan
Time: 02:20 - 03:00pm:
Location: Gold Room

Prof. Pascal Benoit, "Distributed Approaches for Self-Adaptive ..."

Prof. Pascal Benoit
Distributed Approaches for Self-Adaptive Embedded Systems,
Prof. Pascal Benoit,
University of Montpellier, France
Time: 09:40 - 10:20am:
Location: Gold Room

Dr. Yohei Hori, "Tackling the Security Issues of FPGA..."

Dr. Yohei Hori
Tackling the Security Issues of FPGA Partial Reconfiguration with Physical Unclonable Function,
Dr. Yohei Hori,
National Institute of Advanced Science and Technology, Japan
Time: 10:40 - 11:20am:
Location: Gold Room