

**PROCEEDINGS OF
THE 2011 INTERNATIONAL CONFERENCE ON
ENGINEERING OF RECONFIGURABLE SYSTEMS &
ALGORITHMS**

ERSA 2011

Editor

Toomas P. Plaks

Associate Editors

**Shiu-Kai Chin, Pedro C. Diniz
William L. Harrison, Roman Lysecky**



WORLD COMP'11

July 18-21, 2011

Las Vegas Nevada, USA

www.world-academy-of-science.org

©CSREA Press

This volume contains papers presented at The 2011 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'11). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

Copyright and Reprint Permission

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright © 2011 CSREA Press
ISBN: 1-60132-177-5
Printed in the United States of America

CSREA Press
U. S. A.

ERSA'11

ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS

The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) was founded in 2001 and, since then, has been held each year in Las Vegas.

ERSA conference focuses on different approaches in engineering of reconfigurable systems: in hardware design and in implementing of algorithms; including theory, architecture, algorithms, design systems and applications that demonstrate the benefits of reconfigurable computing. ERSa conference solicits papers from all aspects of reconfigurable computing, including classical programmable logic, as well as configurable multiprogramming related papers.

Topics of interest include but are not limited to:

- Theory - Synthesis, Mapping, Parallelization, Partitioning...
- Software - CAD, Languages, Compilers, Operating Systems...
- Hardware - Adaptive and Dynamic Hardware, Reconfigurable Architectures...
- Applications - Mobile Computing, Automotive Industry, Smart Cameras...

ERSA conference explores emerging trends and novel ideas in the area of parallel, reconfigurable, high-performance computing architecture, design methods and applications. ERSa is promoting multidisciplinary research and new visionary approaches including bio-inspired architectures, computational biology, physics etc.

ERSA conference brings together leading scientists and researchers from academia and industry. ERSa is aiming to provide a forum where new research results can be quickly published and presented to research community, where people can discuss and share the latest ideas without a long publishing time. Only one and half months are required from submitting a paper to presenting it at the conference when following late CFP option. Late papers, which are not ready for conference time publication, are published in post-conference proceedings, in the official ERSa proceedings. All conference proceedings/books are considered for inclusion in major database indexes.

After the conference, best ERSa papers are published in special issues of reputable international journals: in The Journal of Supercomputing (Springer), IEEE TVLSI, ACM Transactions on Embedded Computing Systems.

This year, the program includes keynote and invited papers, invited and regular session, regular papers, short papers and posters. Finally, ERSa has two hot topics this year:

- Reconfigurable and Evolvable Hardware Architectures
- Security: Threats and Solutions

I hope that the ERSa conference, covering different aspects of reconfiguration techniques, will raise your awareness about the scope of reconfigurable or adaptive computing.

I would like to thank the authors for submitting their papers to ERSa'11 and for preparing the final versions of their papers for due date. I hope you all will have successful and enjoyable meeting in Las Vegas this year and I hope to meet you again in next years. I would like to extend my deepest gratitude

for the efforts extended by the ERSA'11 Program Committee and to all external reviewers for their careful reading of all of the submitted papers.

Last but not least, I would like to thank the organizing team of The 2011 World Congress in Computer Science, Computer Engineering, and Applied Computing, and, especially, the General Chair Prof. Hamid Arabnia, for the continuous support and help in organizing the ERSA conference.

Toomas P. Plaks
ERSA Chairman
London
May, 2011

ERSA'11 SPONSORS



ERSA'11 Conference Organisation

Conference Chair

Dr. Toomas P. Plaks
London,
UK

Co-Chairs

Prof. Pao-Ann Hsiung	<i>Cheng University, Taiwan</i>
Dr. Christian Plessl	<i>Univ. of Paderborn, Germany</i>
Dr. Greg Stitt	<i>Univ. of Florida, USA</i>

Advisory Board

Prof. Reiner Hartenstein <i>Informatik (CS&E dept.) at TU Kaiserslautern Germany</i>	Prof. Viktor K. Prasanna <i>Univ. of Southern California USA</i>	Dr. Nick Tredennick <i>Gilder Technology Report USA</i>
---	---	--

Steering Committee

Prof. David Andrews	<i>Univ. of Kansas, USA</i>
Prof. Peter Athanas	<i>Virginia Tech., USA</i>
Prof. Stephan Brown	<i>Univ. of Toronto, Canada</i>
Dr. Steven A. Guccione	<i>CMPWare Inc., USA</i>
Prof. Masanori Hariyama	<i>Tohoku Univ., Japan</i>
Prof. Krzysztof Kuchcinski	<i>Lund Univ., Sweden</i>
Prof. Wayne Luk	<i>Imperial College, UK</i>
Prof. Bernard Pottier	<i>Univ. of Bretagne Occidentale, France</i>
Prof. Marco Platzner	<i>Univ. of Paderborn, Germany</i>
Dr. Eric Stahlberg	<i>OpenFPGA, USA</i>

Programme Committee

Andrews David	Univ. of Arkansas, USA
Athanas Peter	Virginia Tech., USA
Beckett Paul	RMIT Univ., Australia
Bretschneider Timo Rolf	Nanyang Technological Univ., Singapore
Brown Stephan	Univ. of Toronto, Canada
Caffarena Gabriel	Univ. CEU San Pablo, Spain
Diniz Pedro	Univ. of California at Santa Barbara, USA
Doss Christopher C.	North Carolina A & T State Univ., USA
Gogniat Guy	Univ. of South Brittany, France
Gorgon Marek	AGH Univ. of Technology, Poland
Goulart Victor	Kyushu Univ., Japan
Guccione Steven	Cmpware, USA
Ha Yajun	National Univ. of Singapore, Singapore
Hanna Darrin	Oakland Univ., USA
Hannig Frank	Univ. Erlangen-Nrnberg, Germany
Hariyama Masanori	Tohoku Univ., Japan
Harkin Jim	Univ. of Ulster, Northern Ireland
Herbordt Martin	Boston Univ., USA
Hochberger Christian	TU Dresden, Germany
Hsiung Pao-Ann	National Chung Cheng Univ., Taiwan
Jang Ju-wook	Sogang Univ., S. Korea
Jrvinen Kimmo	Helsinki Univ. of Technology, Finland
Jean Jack	Wright State Univ. Dayton, USA
Kastner Ryan	Univ. of California San Diego, USA
Kitsos Paris	Hellenic Open Univ., Greece
Koester Markus	Imperial College, UK
Kuchcinski Krzysztof	Lund Univ., Sweden
Lam Herman	Univ. of Florida, USA
Lavenier Dominique	IRISA, France
Lee Jaehwan	Purdue Univ., USA
Lee Jeong A	Chosun Univ., S. Korea
Lee Jooheung	Univ. of Central Florida, USA
Leeser Miriam	Northeastern Univ., USA
Liang Xuejun	Jackson State Univ., USA
Ou Jingzhao	XILINX, Inc., USA
Patterson Cameron	Virginia Tech., USA
Platzner Marco	Univ. of Paderborn, Germany
Plessl Christian	Univ. of Paderborn, Germany
Porrman Mario	Univ. of Paderborn, Germany
Pottier Bernard	Univ. of Bretagne Occidentale, France
Prasanna Viktor	Univ. of Southern California, USA
Robinson William H.	Vanderbilt Univ., USA
Rotondi Guido	Italian National Statistical Institute (ISTAT), Italy
Santambrogio Marco Domenico	Politecnico di Milano, Italy
Sawitzki Sergei	Philips Research Europa, The Netherland
Sethuraman Bala	Mentor Graphics, USA
Siemers Christian	Univ. of Applied Sciences Nordhausen, Germany
Silvano Cristina	Politecnico di Milano, Italy
Smith Melissa C.	Clemson Univ., USA
Stahlberg Eric	OpenFPGA, USA
Stitt Greg	Univ. of Florida, USA
Streichert Thilo	Daimler AG, Germany
Thomas David	Imperial College, UK
Torresen Jim	Univ. of Oslo, Norway
Vitabile Salvatore	Universit di Palermo, Italy
Ziavras Sotirios G.	New Jersey Institute of Technology, USA
Zipf Peter	Darmstadt Univ. of Technology, Germany

Contents

SESSION: WORLDCOMP + ERSA KEYNOTE

- How Engineering Mathematics can Improve Software** 3
David Lorge Parnas

SESSION: ERSA/WORLDCOMP TUTORIAL

- A Run-Time Evolvable Hardware Tutorial** 15
Jim Torresen

SESSION: INVITED SESSION - CREATING THE SCIENCE + ENGINEERING FOR CYBER-SECURITY

- Logic Design for Access Control, Security, Trust and Assurance** 19
Shiu-Kai Chin

- Science of Mission Assurance** 33
Sarah L. Muccio, Thomas N. J. Vestal

- A Channel-theoretic Account of Separation Security** 34
Gerard Allwein, William Harrison

- It Takes a Village (to create a science): From Crypto Science to Security Science** 42
Steven Borbash, Brad Martin, Robert Meushaw

SESSION: INVITED SESSION - RC + LBS: THE CONFLUENCE OF SECURE HARDWARE AND PROGRAMMING LANGUAGES

- 3-D Extensions for Trustworthy Systems** 45
Ted Huffmire, Timothy Levin, Cynthia Irvine, Ryan Kastner, Timothy Sherwood

- Declarative FPGA Circuit Synthesis using Kansas Lava** 55
Andy Gill

- Towards Semantics-directed System Design and Synthesis** 65
William Harrison, Benjamin Schulz, Adam Procter, Andrew Lukefahr, Gerard Allwein

SESSION: REGULAR SESSION - SECURITY: THREATS AND SOLUTIONS

- Enforcing Information Flow Guarantees in Reconfigurable Systems with Mix-Trusted IP** 81
Ryan Kastner, Jason Oberg, Wei Hu, Ali Irturk

Verifying the Authorship of Embedded IP Cores: Watermarking and Core Identification Techniques 93

Jurgen Teich, Daniel Ziener

Establishing Dedicated Functions on FPGA Devices for High-Performance Cryptography 104

Tim Guneyasu

Elliptic Curve Cryptography on FPGAs: How Fast Can We Go with a Single Chip? 118

Kimmo Jarvinen

SESSION: REGULAR PAPERS

Hardware Architecture for Simultaneous Arithmetic Coding and Encryption 131

Amit Pande, Joseph Zambreno, Prasant Mohapatra

SESSION: REGULAR SESSION - RECONFIGURABLE AND EVOLVABLE HARDWARE ARCHITECTURES

Heterogeneous Accelerated Bioinformatics Perspectives for Cancer Research 141

Eric Stahlberg, Thomas Steinke, Melissa Smith, Sunita Chandrasekaran, Barbara Chapman

Reconfigurable and Evolvable Architectures and their Role in Designing Computational Systems 148

Andy Tyrrell

Next Generation Sequencing Data Processing. How reconfigurable computing can help? 157

Dominique Lavenier

Design-Space Exploration of Systolic Arrays for Biosequence Algorithms 158

Jeremy Buhler, Roger Chamberlain, Arpith Jacob

SESSION: INVITED SESSION - RUNTIME ADAPTIVE EMBEDDED SYSTEMS AND ARCHITECTURES

i-Core: A Run-time Adaptive Processor for Embedded Multi-core Systems 163

Jorg Henkel, Lars Bauer, Michael Huebner, Artjom Grudnitsky

Advanced Profiling of Applications for Heterogeneous Multi-Core Platforms 171

Koen Bertels, Roel Meeuws, S. Arash Ostadzadeh

How Parameterizable Run-time FPGA Reconfiguration can Benefit Adaptive Embedded Systems 184

Dirk Stroobandt, Karel Bruneel

SESSION: REGULAR PAPERS

- A Transparent and Adaptable Multiple-ISA Embedded System** 197
Mateus Beck Rutzig, Jair Fajardo Jr, Luigi Carro, Antonio Carlos Schneider Beck

SESSION: INVITED SESSION - HOW TO EFFECTIVELY PROGRAM RECONFIGURABLE MULTI-CORE EMBEDDED SYSTEMS?

INVITED TALKS

- How to Effectively Program Reconfigurable Multi-Core Embedded Systems?** 207
Pedro Pedro Diniz

- Heterogeneous Multicore Computing Challenges And Opportunities** 209
Koen Bertels, Vlad-Mihai Sima, Georgi Kuzmanov

- Runtime Resource Management Techniques for Many-core Architectures The 2PARMA Approach** 219
Alexandros Bartzas, Patrick Bellasi, Iraklis Anagnostopoulos, Cristina Silvano, William Fornaciari, Dimitrios Soudris, Diego Melpignano, Chantal Ykman-Couvreur

- A New Approach to Control and Guide the Mapping of Computations to FPGAs** 231
Joao Cardoso, Razvan Nane, Pedro Diniz, Zlatko Petrov, Kamil Kratky, Koen Bertels, Michael Huebner, Fernando Goncalves, Jose Coutinho, George Constantinides, Bryan Olivier, Wayne Luk, Juergen Becker, Georgi Kuzmanov

SESSION: REGULAR PAPERS

- A Heterogeneous Reconfigurable System-on-Chip: MORPHEUS** 243
Florian Thoma, Matthias Kuhnle, Arnaud Grasset, Paul Brelet, Philippe Millet, Philippe Bonnot, Fabio Campi, Nikolaos S. Voros, Wolfram Putzke-Roeming, Axel Schneider, Michael Huebner, Klaus D. Muller-Glaser, Jurgen Becker

SESSION: REGULAR SESSION - ADAPTIVE AND RECONFIGURABLE HARDWARE

- Design Flows and Run Time Systems for Heterogeneous Multiprocessor Systems on Programmable Chips (MPSoPCs)** 253
David Andrews

- Can Run-time Reconfigurable Hardware be more Accessible?** 255
Jim Torresen, Dirk Koch

SAHA: A Self-Adaptive Hardware-Software System Architecture for Ubiquitous Computing Applications 263

Pao-Ann Hsiung, Chun-Hsian Huang

SESSION: REGULAR PAPERS

Evaluating Expression Trees in Hardware 275

Lars Middendorf, Christophe Bobda

Data-Transfer-Aware Memory Allocation for Dynamically Reconfigurable Accelerators in Heterogeneous Multicore Processors 282

Yosuke Ohbayashi, Hasitha Waidyasooriya, Masanori Hariyama, Michitaka Kameyama

Placement and Routing Algorithm for Pipeline Architecture 289

Mayuko Koezuka, Akira Kuroda, Kenji Funaoka, Hidenori Matsuzaki, Takashi Yoshikawa, Shigehiro Asano

Accelerating Real-time processing of the ATST Adaptive Optics System using Coarse-grained Parallel Hardware Architectures 296

Vivek Venugopal, Kit Richards, Sam Barden, Thomas Rimmele, Brian Gregory, Luke Johnson

A New Hardware/Software Partitioning Methodology Combining Search Space Smoothing and Discrete Particle Swarm Optimization 302

Yu Chen, Pranav Vaidya, Jaehwan Lee, Chandima Nadungodage, Yuni Xia, Ren-fa Li, Qiang Wu

Dynamic Reconfiguration on a Dynamically Reconfigurable Vision-chip Architecture 309

Amarjargal Gundjalum, Minoru Watanabe

A Scalable FPGA Vehicle Monitoring and Classification Architecture 314

Francis Bowen, Jaehwan Lee, Eliza Du

SESSION: SHORT PAPERS

The Tools Have Arrived: Two-Command Compilation and Execution of Scalable, Multi-FPGA Applications 323

Brian Holland

Statistical Data Generation System for Scientific Applications 327

Andrea Abba, Francesco Caponio, Paolo Baruzzi, Angelo Geraci, Giancarlo Ripamonti

An FPGA Based on Synchronous/Asynchronous Hybrid Architecture with Area-Efficient FIFO Interfaces 331

Masanori Hariyama, Yoshiya Komatsu, Shota Ishihara, Ryoto Tsuchiya, Michitaka Kameyama

SESSION: POSTERS

Synthesis of Simulink based Models for Parallel Architectures including FPGAs and Multi-core Processors for an Infrared Scene Generator System 337

Rhonda Gaede, Chris Smeal, Jeff Kulick

SESSION: LATE PAPERS

Cybersecurity: From Engineering to Science 341

Carl Landwehr

Rapid Implementation of Floating-point Computations Using Phase-coherent Dynamically Configurable Pipelines 344

David Rutishauser, Robert Shuler

NAC: A Lightweight Intermediate Representation for ASIP Compilers 351

Nikolaos Kavvadias, Konstantinos Masselos

Automatic Tailoring of Configurable Vector Processors for Scientific Computations 355

David Rutishauser, Mark Jones

Optimizing the Costs of Communication Infrastructure in Message-Based Multicore 359

Lars Middendorf, Christian Haubelt, Christophe Bobda

A Reconfigurable Computing Multiple Processor Framework with Hybrid Pipeline Scheduling 361

Darcy Cook, Ken Ferens, Bob McLeod

