This volume contains papers presented at The 2010 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'10). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

Copyright and Reprint Permission

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright © 2010 CSREA Press
ISBN: 1-60132-140-6
Printed in the United States of America

CSREA Press
U. S. A.
The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) was founded in 2001 and, since then, has been held each year in Las Vegas. This year, ERSA conference celebrates the 10th anniversary.

ERSA conference focuses on different approaches in engineering of reconfigurable systems: in hardware design and in implementing of algorithms; including theory, architecture, algorithms, design systems and applications that demonstrate the benefits of reconfigurable computing. ERSA conference solicits papers from all aspects of reconfigurable computing, including classical programmable logic, as well as configurable multiprogramming related papers.

Topics of interest include but are not limited to:

- Theory - Synthesis, Mapping, Parallelization, Partitioning...
- Software - CAD, Languages, Compilers, Operating Systems...
- Hardware - Adaptive and Dynamic Hardware, Reconfigurable Architectures...
- Applications - Mobile Computing, Automotive Industry, Smart Cameras...

ERSA conference is aiming to provide a forum where new research results can be quickly published and presented to research community, where people can discuss and share the latest ideas without a long publishing time. Only one and half months are required from submitting a paper to presenting it at the conference when following late CFP option. Late papers, which are not ready for conference time publication, are published in post-conference proceedings, in the official ERSA proceedings.


This year, the program includes keynote and invited papers, invited panel session, regular papers, short papers and posters. We have one keynote speaker for WORLDCOMP: Dr. Jon Huppenthal, President and CEO of SRC Computers, LLC, Colorado Springs, USA, presenting a talk on "Looking Ahead at Heterogeneous Systems: A Suppliers Perspective".

We have three Invited Panel Session:

- "Signal-Image Processing and Dynamic Partial Reconfiguration", chaired by Ronald F. DeMara and Joohueung Lee, School of Electrical Engineering and Computer Science University of Central Florida, USA.
- "Reconfigurable Supercomputing: Performance, Productivity, and Sustainability", chaired by Herman Lam and Greg Stitt, CHREC University of Florida, USA.
- "Processor Customization for Reconfigurable Fabrics" chaired by David Andrews, Univ. of Kansas, USA and Christian Plessl, University of Paderborn, Germany.

I hope that the ERSA conference, covering different aspects of reconfiguration techniques, will raise your awareness about the scope of reconfigurable or adaptive computing.
I would like to thank the authors for submitting their papers to ERSA’10 and for preparing the final versions of their papers for due date. I hope you all will have successful and enjoyable meeting in Las Vegas this year and I hope to meet you again in next years. I would like to extend my deepest gratitude for the efforts extended by the ERSA’10 Program Committee and to all external reviewers for their careful reading of all of the submitted papers.

Last but not least, I would like to thank the organizing team of The 2010 World Congress in Computer Science, Computer Engineering, and Applied Computing, and, especially, the General Chair Prof. Hamid Arabnia, for the continuous support and help in organizing the ERSA conference.

Toomas P. Plaks  
ERSA Chairman  
London  
May, 2010

ERSA’10 Conference Organisation

Conference Chair  
Dr. Toomas P. Plaks  
London,  
UK

Advisory Board

Prof. Reiner Hartenstein  
Informatik (CS&E dept.)  
at TU Kaiserslautern  
Germany

Prof. Viktor K. Prasanna  
Univ. of Southern California  
USA

Dr. Nick Tredennick  
Gilder Technology Report  
USA

Steering Committee

Prof. David Andrews  
Univ. of Kansas, USA

Prof. Peter Athanas  
Virginia Tech., USA

Prof. Neil Bergmann  
Queensland Univ., Australia

Prof. Ronald DeMara  
Univ. of Central Florida, USA

Dr. Steven A. Guccione  
CMPWare Inc., USA

Prof. Herman Lam  
Univ. of Florida, USA

Prof. Wayne Luk  
Imperial College, UK

Prof. Bernard Pottier  
Univ. of Bretagne Occidentale, France

Prof. Marco Platzner  
Univ. of Paderborn, Germany

Dr. Rahul Razdan  
CEO of Raztech LLC, USA

Executive Committee

Prof. David Andrews  
Univ. of Kansas, USA

Prof. Ronald DeMara  
Univ. of Central Florida, USA

Prof. Herman Lam  
Univ. of Florida, USA

Dr. Jooheung Lee  
Univ. of Central Florida, USA

Dr. Christian Plessl  
Univ. of Paderborn, Germany

Dr. Greg Stitt  
Univ. of Florida, USA
Programme Committee

Giovanni Agosta  
Politecnico di Milano, Italy

David Andrews  
Univ. of Kansas, USA

Peter Athanas  
Virginia Tech., USA

Paul Beckett  
RMIT Univ., Australia

Timo Rolf Bretschneider  
Nanyang Technological Univ., Singapore

Gabriel Caffarena  
Universidad CEU San Pablo, Spain

Steven Derrien  
IRISA, France

Pedro Diniz  
Univ. of California at Santa Barbara, USA

Christopher C. Doss  
North Carolina A & T State Univ., USA

Guy Gogniat  
Univ. of South Brittany, France

Marek Gorgon  
AGH Univ. of Technology, Poland

Victor Goulart  
Kyushu Univ., Japan

Steven Guccione  
Cmpware, USA

Yajun Ha  
National Univ. of Singapore, Singapore

Darrin Hanna  
Oakland Univ., USA

Frank Hannig  
Universitt Erlangen-Nrnberg, Germany

Jim Harkin  
Univ. of Ulster, Northern Ireland

Martin Herbordt  
Boston Univ., USA

Christian Hochberger  
TU Dresden, Germany

Xinming Huang  
Worcester Polytechnic Institute, USA

Ju-wook Jang  
Sogang Univ., Korea

Kimmo Jrvinen  
Helsinki Univ. of Technology, Finland

Jack Jean  
Wright State Univ. Dayton, USA

Volodimir Kindratenko  
Univ. of Illinois at Urbana-Champaign, USA

Paris Kitsos  
Hellenic Open Univ., Greece

Markus Koester  
Imperial College, UK

Dominique Lavenier  
IRISA, France

Jae-hwan Lee  
Purdue Univ., USA

Jeouheung Lee  
Univ. of Central Florida, USA

Jeong A Lee  
Chosun Univ., S. Korea

Miriam Leeser  
Northeastern Univ., USA

Xuejia Liang  
Jackson State Univ., USA

Wayne Luk  
Imperial College, UK

Jingzhao Ou  
XILINX, Inc.

Cameron Patterson  
Virginia Tech., USA

Marco Platzner  
Univ. of Paderborn, Germany

Mario Porrmann  
Univ. of Paderborn, Germany

Bernard Pottier  
Univ. of Bretagne Occidentale, France

Viktor Prasanna  
Univ. of Southern California, USA

William H. Robinson  
Vanderbilt Univ., USA

Guido Rotondi  
Italian National Statistical Institute (ISTAT), Italy

Marco Domenico Santambrogio  
Politecnico di Milano, Italy

Sergei Sawitzki  
Philips Research Europa, The Netherlands

Bala Sethuraman  
Mentor Graphics

Christian Siemers  
Univ. of Applied Sciences Nordhausen, Germany

Cristina Silvano  
Politecnico di Milano, Italy

Melissa C. Smith  
Clemson Univ., USA

Thilo Streichert  
Daimler AG, Germany

David Thomas  
Imperial College, UK

Jim Torresen  
Univ. of Oslo, Norway

Salvatore Vitabile  
Universit di Palermo, Italy

Steve Wilton  
Univ. of British Columbia, Canada

Ling Zhuo  
Chevron

Sotirios G. Ziavras  
New Jersey Institute of Technology, USA

Peter Zipf  
Darmstadt Univ. of Technology, Germany
Contents

SESSION: A: WORLDCOMP KEYNOTE LECTURE FROM ERSA

Looking Ahead at Heterogeneous Systems: A Suppliers Perspective
Jon Huppenthal

SESSION: B: ERSA KEYNOTE LECTURES

Better Languages for More Effective Designing
Roger Chamberlain, Joseph Lancaster

Novo-G: A View at the HPC Crossroads for Scientific Computing
Alan George, Herman Lam, Abhijeet Lawande, Carlo Pascoe, Greg Stitt

A Dynamic Reconfigurable MRAM based FPGA
Lionel Torres, Yoann Guillemenet, Zahid Ahmed

Effective Integration of FPGAs into Commercial High Performance Computing (HPC) Applications
Tony Brewer

SESSION: C: INVITED PANEL

SESSION: SIGNAL-IMAGE PROCESSING AND DYNAMIC PARTIAL RECONFIGURATION

SESSION: C1: INVITED LECTURES

Dynamic Partial Reconfiguration Approach to the Design of Sustainable Edge Detectors
Ronald DeMara, Jooheung Lee, Rawad Al-Haddad, Rashad Oreifej, Rizwan Ashraf, Brian Stensrud, Michael Quist

AutoFLEX: A Framework for Image Processing Applications on Multiple-FPGA Systems
Vijaykrishnan Narayanan, Ahmed Al Maashri, Kevin Irick, Michael DeBole, Sungho Park

VAPRES: A Customizable and Flexible Base Architecture for Partially Reconfigurable Systems
Ann Gordon-Ross, Abelardo Jara-Berrocal
Reconfigurable Sparse Matrix-Vector Multiplication on FPGAs
Russell Tessier, Salma Mirza, J. Blair Perot

Self-reconfigurable Embedded Systems: From Modeling to Implementation
Guy Gogniat, Jorgiano Vidal, Linfeng Ye, Jeremie Crenne, Sebastien Guillet, Florent De Lamotte, Jean-Philippe Diguet, Pierre Bomel

SESSION: C2: REGULAR PAPERS
DAPR: Design Automation for Partially Reconfigurable FPGAs
Shaon Yousuf, Ann Gordon-Ross

Hardware ORB Middleware for Distributed Smart Camera Systems
Ali Akbar Zarezadeh, Christophe Bobda

SESSION: D: INVITED PANEL

SESSION: RECONFIGURABLE SUPERCOMPUTING: PERFORMANCE, PRODUCTIVITY, AND SUSTAINABILITY

SESSION: D1: INVITED LECTURES
Recent FPGA Advances and Challenges
Vaughn Betz, Stephen Brown

Standards for Sustainability - Growing Markets and Improving Access for Reconfigurable Supercomputing
Eric Stahlberg

Targeting Cancer, One FPGA at a Time
R. Kent Koeninger

SESSION: D2: REGULAR PAPERS
Performance Visualization and Exploration for Reconfigurable Computing Applications
Seth Koehler, Alan George

An Open Source Circuit Library with Benchmarking Facilities
Mariusz Grad, Christian Plessl

Declarative Programming with Handel-C
Lars Middendorf, Christophe Bobda
SESSION: E: INVITED PANEL

SESSION: PROCESSOR CUSTOMIZATION FOR RECONFIGURABLE FABRICS

SESSION: E1: INVITED LECTURES
Configurable Processor Architectures: History and Trends 165
David Andrews, Christian Plessl

Reconfigurable Architecture for Distributed Smart Cameras 166
Christophe Bobda, Ali Akbar Zarezadeh, Felix Muhlbauer, Robert Hartmann, Kevin Cheng

SESSION: E2: REGULAR PAPERS
Architecture of an FPGA-Oriented Heterogeneous Multi-core Processor with SIMD-Accelerator Cores 179
Hasitha Waidyasooriya, Masanori Hariyama, Michitaka Kameyama

An Automated Scheduling and Partitioning Algorithm for Scalable Reconfigurable Computing Systems 187
Casey Reardon, Alan George, Greg Stitt, Herman Lam

FPGA-Accelerated Floating-Point Customization on Extensible Computing Systems 194
Zhanpeng Jin, Richard Neil Pittman, Alessandro Forin

Integrating Application Specification and Performance Prediction for Strategic Design-Space Exploration 201
Brian Holland, Alan George, Herman Lam

SESSION: F: FAULT TOLERANCE AND NETWORKS
Evolutionary Dynamic Allocation of Relocatable Modules onto Partially Damaged Xilinx FPGAs 211
Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Imanol Martinez, Mikel Azkarate, Alicia Morales-Reyes

Acceleration of FPGA Fault Injection Through Multi-Bit Testing 218
Grzegorz Cieslewski, Alan George, Adam Jacobs

Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware 225
Enno Lübbers, Marco Platzner, Christian Plessl, Ariane Keller, Bernhard Plattner
Partial Block-by-Block Reconfiguration for a Dynamic Optically Reconfigurable Gate Array 232
Daisaku Seto, Minoru Watanabe

Distributed Reconfiguration 238
Avishek Chakraborty, David Kearney, Mark Jasiunas

SESSION: G: SHORT PAPERS
A General Purpose FPGA Data Filter For Data Stream Processing 247
Pranav Vaidya, Yu Chen, Jaehwan John Lee, Chandima Hewa Nadungodage, Yuni Xia

A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics 251
Heiner Giefers, Marco Platzner

Parameterized AND-OR Trees for FPGA Design Space Exploration 255
Srikanth Nadella, Andrew Dittes, Jack Jean

A Constant Complexity Allocation Algorithm for Reconfigurable Systems Management Adapted to Heterogeneous Workload Profiles 259
Sara Roman, Hortensia Mecha, Daniel Mozos

An Architecture of Prototyping System for Dynamic Partial Reconfiguration on FPGA 263
Akira Yamawaki, Seiichi Serikawa

Persistent CAD for in-the-field Power Optimization 267
Peter Jamieson

An Field-Programmable VLSI Based on Synchronous/Asynchronous Hybrid Architecture 271
Masanori Hariyama, Ryoto Tsuchiya, Shota Ishihara, Michitaka Kameyama

Implementing Error Detection and Error Correction with Explicit Area Constraints 275
David Foster, Darrin Hanna

SESSION: H: POSTERS
Mapping for a Heterogeneous Multi-Core Media Processor Considering the Data Transfer Time 281
Hasitha Waidyasooriya, Daisuke Okumura, Masanori Hariyama, Michitaka Kameyama

SESSION: I: SHORT PAPERS
A Model-Based Design Approach For Realizing Signal Processing Systems in FPGAs 285
Rhonda Gaede, David Moody, Michael Adderley, Charles Fulks, Laurie Joiner, Jeff Kulick
Application-Independent FPGA-based Profiling  
Fadi Obeidat, Robert Klenke

FPGA for Computing the Pixel Purity Index Algorithm on Hyperspectral Images  
Carlos Gonzalez, Daniel Mozos, Javier Resano, Antonio Plaza