

**PROCEEDINGS OF
THE 2009 INTERNATIONAL CONFERENCE ON
ENGINEERING OF RECONFIGURABLE SYSTEMS &
ALGORITHMS**

ERSA 2009

Editor

Toomas P. Plaks

Associate Editors

Bernard Pottier, Gilles Sassatelli



WORLDCOMP'09

July 13-16, 2009

Las Vegas Nevada, USA

www.world-academy-of-science.org

©CSREA Press

This volume contains papers presented at The 2009 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'09). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

Copyright and Reprint Permission

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright © 2009 CSREA Press
ISBN: 1-60132-101-5
Printed in the United States of America

CSREA Press
U. S. A.

ERSA'09

ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS

The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) was founded in 2001 and, since then, has been held each year in Las Vegas.

ERSA conference focuses on different approaches in engineering of reconfigurable systems: in hardware design and in implementing of algorithms; including theory, architecture, algorithms, design systems and applications that demonstrate the benefits of reconfigurable computing. ERSA conference solicits papers from all aspects of reconfigurable computing, including classical programmable logic, as well as configurable multiprogramming related papers.

Topics of interest include but are not limited to:

- Theory - Synthesis, Mapping, Parallelization, Partitioning...
- Software - CAD, Languages, Compilers, Operating Systems...
- Hardware - Adaptive and Dynamic Hardware, Reconfigurable Architectures...
- Applications - Mobile Computing, Automotive Industry, Smart Cameras...

ERSA conference is aiming to provide a forum where new research results can be quickly published and presented to research community, where people can discuss and share the latest ideas without a long publishing time. Only one and half months are required from submitting a paper to presenting it at the conference when following late CFP option. Late papers, which are not ready for conference time publication, are published in post-conference proceedings, in the official ERSA proceedings.

After the conference, best ERSA papers are published in reputable international journals: in The Journal of Supercomputing (Springer), IEEE TVLSI, ACM Transactions on Embedded Computing Systems special. This year, the special issue is published in ACM TECS: Configurable Computing: Configuring Algorithms, Processes and Architecture (CAPA'09). For more information, please visit the CAPA homepage at:

<http://acmtecs.acm.org/capa09.htm>

or

<http://ersaconf.org/capa09/>

This year, the program includes keynote and invited papers, invited panel session, regular papers, short papers and posters. We have three keynote speakers presenting for WORLDCOMP. These keynotes are: Prof. Viktor Prasanna, Univ. of Southern California, USA "Algorithm Design for Reconfigurable Computing Systems"; Dr. Jose L. Munoz, Deputy Director, National Science Foundation (NSF), USA "It's Like Deja-Vu All over Again... Again" and Dr. Rahul Razdan, CEO of Raztech LLC, USA "Future Directions in Reconfigurable Computing". We have also ERSA Invited talks from leading specialists: Prof. Christophe Jogo, ENST Bretagne, France; Prof. Hideharu Amano, Keio University, Japan; Prof. Christophe Wolinski, University of Rennes I, France and Prof. Krzysztof Kuchcinski, Lund University, Sweden. In extent, we have an invited session on Adaptive / Evolvable Reconfigurable Computing Systems, where several leading researchers will give their viewpoints on reconfigurable computing prospects.

I hope that the ERSA conference, covering different aspects of reconfiguration techniques, will raise your awareness about the scope of reconfigurable or adaptive computing.

I would like to thank the authors for submitting their papers to ERSA'09 and for preparing the final versions of their papers for due date. I hope you all will have successful and enjoyable meeting in Las Vegas this year and I hope to meet you again in next years. I would like to extend my deepest gratitude for the efforts extended by the ERSA'09 Program Committee and to all external reviewers for their careful reading of all of the submitted papers.

Last but not least, I would like to thank the organizing team of The 2009 World Congress in Computer Science, Computer Engineering, and Applied Computing, and, especially, the General Chair Prof. Hamid Arabnia, for the continuous support and help in organizing the ERSA conference.

Toomas P. Plaks
ERSA Chairman
London
May, 2009

ERSA'09 Conference Organisation

Conference Chair

Dr. Toomas P. Plaks
*London & Reading Univ.,
UK*

Advisory Board

Prof. Reiner Hartenstein
TU Kaiserslautern, Germany

Prof. Viktor K. Prasanna
*Univ. of Southern California
USA*

Dr. Nick Tredennick
*Gilder Technology Report
USA*

Steering Committee

David Andrews	<i>Univ. of Kansas, USA</i>
Peter Athanas	<i>Virginia Tech., USA</i>
Neil Bergmann	<i>Queensland Univ., Australia</i>
Steven A. Guccione	<i>CMPWare Inc., USA</i>
Wayne Luk	<i>Imperial College, UK</i>
Bernard Pottier	<i>Univ. of Bretagne Occidentale, France</i>
Marco Platzner	<i>Univ. of Paderborn, Germany</i>

Executive Committee

Bernard Pottier	<i>Univ. of Bretagne Occidentale, France</i>
Gilles Sassatelli	<i>University of Monptellier 2, France</i>

Programme Committee

David Andrews	Univ. of Kansas, USA
Peter Athanas	Virginia Tech., USA
Paul Beckett	RMIT Univ., Australia
Neil Bergman	Queensland Univ., Australia
Timo Rolf Bretschneider	Nanyang Technological Univ., Singapore
Gabriel Caffarena	Technical Univ. of Madrid, Spain
Sek Chai	Motorola
Aravind Dasu	Utah State Univ., USA
Steven Derrien	IRISA, France
Pedro Diniz	
Christopher C. Doss	North Carolina A & T State Univ., USA
Antonio Gentile	Univ. of Palermo, Italy
Clay Gloster	Howard University, USA
Guy Gogniat	Univ. of South Brittany, France
Marek Gorgon	AGH Univ. of Technology, Poland
Victor Goulart	Fukuoka Laboratory for Emerging & Enabling Technology, Japan
Steven Guccione	Cmpware, USA
Darrin Hanna	Oakland Univ., USA
Frank Hannig	Universitt Erlangen-Nrnberg, Germany
Jim Harkin	Univ. of Ulster, Northern Ireland
Martin Herbordt	Boston Univ., USA
Christian Hochberger	TU Dresden, Germany
Xinming Huang	Univ. of New Orleans, USA
Ju-wook Jang	Sogang Univ., Korea
Kimmo Jrvinen	Helsinki Univ of Technology, Finland
Jack Jean	Wright State Univ. Dayton, USA
Volodimir Kindratenko	Univ. of Illinois at Urbana-Champaign, USA
Paris Kitsos	Hellenic Open Univ., Greece
Markus Koester	Imperial College, UK
Dominique Lavenier	IRISA, France
Jaehwan Lee	Purdue Univ., USA
Jooheung Lee	Univ. of Central Florida, USA
Jeong A Lee	Chosun Univ., S. Korea
Miriam Leeser	Northeastern Univ., USA
Xuejun Liang	Jackson State Univ., USA
Wayne Luk	Imperial College, UK
Jingzhao Ou	XILINX, Inc.
Cameron Patterson	Virginia Tech., USA
Sebastien Pillement	ENSSAT, France
Marco Platzner	Univ. of Paderborn, Grmany
Mario Porrman	Univ. of Paderborn, Germany
Bernard Pottier	Univ. of Bretagne Occidentale, France
Viktor Prasanna	Univ. of Southern California, USA
William H. Robinson	Vanderbilt University, USA
Guido Rotondi	Italian National Statistical Institute (ISTAT), Italy
Domenico Santambrogio	Politecnico di Milano, Italy
Sergei Sawitzki	Philips Research Europa, The Netherlands
Bala Sethuraman	Mentor Graphics
Christian Siemers	Univ. of Applied Sciences Nordhausen, Germany
Melissa C. Smith	Clemson Univ., USA
Thilo Streichert	Daimler AG, Germany

Programme Committee, continuous

David Thomas	Imperial College, UK
Jim Torresen	Univ. of Oslo, Norway
Salvatore Vitabile	Universit di Palermo, Italy
Minoru Watanabe	Shizuoka Univ., Japan
Steve Wilton	Univ. of British Columbia, Canada
Ling Zhuo	Chevron
Sotirios G. Ziaavras	New Jersey Institute of Technology, USA
Peter Zipf	Darmstadt Univ. of Technology, Germany

Contents

SESSION A: WORLDCOMP KEYNOTE SPEECHES - ERSA

KEYNOTE: Algorithm Design for Reconfigurable Computing Systems	3
<i>Viktor Prasanna</i>	
KEYNOTE: It's Like Deja-Vu All over Again ... Again	4
<i>Jose L. Munoz</i>	
KEYNOTE: Future Directions in Reconfigurable Computing	5
<i>Rahul Razdan</i>	

SESSION B: ERSA INVITED TALKS

FPGA Prototyping Approach for the Validation of Efficient Iterative Decoders in Digital Communication Systems	9
<i>Christophe JEGO</i>	
Japanese Dynamically Reconfigurable Processors	19
<i>Hideharu Amano</i>	
How Constrains Programming Can Help You in the Generation of Optimized Application Specific Reconfigurable Processor Extensions	29
<i>Christophe Wolinski, Krzysztof Kuchcinski, Kevin Martin, Erwan Raffin, François Charot</i>	

SESSION C: INVITED PANEL SESSION; ADAPTIVE / EVOLVABLE RECONFIGURABLE COMPUTING SYSTEMS

Bio-inspired Systems: Self-adaptability from Chips to Sensor-network Architectures	45
<i>Gilles Sassatelli</i>	
Adaptive Multicore Systems-on-Chip (MSoC) - Design and Computing in the Nano Era	55
<i>Juergen Becker</i>	
A Design Environment for Bio-Inspired Cellular Architectures	67
<i>Pierre-Andre Mudry, Gianluca Tempesti</i>	
Networked Self-adaptive Systems: An Opportunity for Configuring in the Large	81
<i>Jean-Philippe Diguët, Linfeng Ye, Yvan Eustache, Jeremie Crenne, Pierre Bomel, Guy Gogniat, Jorgiano Vidal, Florent De Lamotte</i>	
Adaptive Processing Architectures for the Ultimate Scaling of the CMOS World	91
<i>Luigi Carro, Monica Magalhaes Pereira</i>	

SESSION: C1: INDUSTRIAL DEMO

- Element CXI: Exploring Element Computing in Academia** 101
Peter Athanas

SESSION D: ADAPTIVE AND DYNAMICALLY RECONFIGURABLE SYSTEMS

- The Effect of Parameterization on a Reconfigurable Implementation of PIV** 105
Abderrahmane Bennis, Miriam Leeser, Gilead Tadmor
- Configuration with Self-Configured Datapath: A High Speed Configuration Method for Dynamically Reconfigurable Processors** 112
Toru Sano, Yoshiki Saito, Hideharu Amano
- Using Run-time Reconfiguration for Energy Savings in Parallel Data Processing** 119
Madhura Purnaprajna, Christopher Pohl, Mario Porrmann, Ulrich Rueckert
- Application Experiments: MPPA and FPGA** 126
Philip Top, Maya Gokhale
- Bit Error Rate, Power and Area Analysis of Multiple FPGA Implementations of Underwater FSK** 136
Ying Li, Bridget Benson, Ryan Kastner, Xing Zhang

SESSION E: MULTI-CONTEXT DEVICES AND APPLICATIONS

- An Asynchronous Field-Programmable VLSI Using LEDR/4-Phase-Dual-Rail Protocol Converters** 145
Shota Ishihara, Yoshiya Komatsu, Masanori Hariyama, Michitaka Kameyama
- A Systolic String Matching Algorithm for High-Speed Recognition of a Restricted Regular Set** 151
Yosuke Kawanaka, Shin'ichi Wakabayashi, Shinobu Nagayama
- A Novel Multicontext Coarse-Grained Join Accelerator for Column-Oriented Databases** 158
Pranav Vaidya, Jaehwan John Lee

SESSION F: RECONFIGURABLE SYSTEM DESIGN TOOLS AND LANGUAGES

Towards Effective Modeling and Programming Multi-core Tiled Reconfigurable Architectures 167

Kenneth Rovers, Marcel van de Burgwal, Jan Kuper, Gerard Smit

SiLLis: A Simplified Language for Monitoring and Debugging of Reconfigurable Systems 174

Paolo Roberto Grassi, Marco Domenico Santambrogio, Jens Hagemeyer, Christopher Pohl, Mario Porrman

Supporting Operating Systems for Reconfigurable Computing: A Distributed Service Oriented Approach 181

Fernando Rincon, Julio Dondo, Jesús Barba, Francisco Moya, Juan Carlos Lopez

Harnessing Human Computation Cycles for the FPGA Placement Problem 188

Luke Terry, Vladimir Roitch, Shoeb Tufail, Kirit Singh, Omair Taraq, Wayne Luk, Peter Jamieson

Programming Model and Low-level Language for a Coarse-Grained Reconfigurable Multimedia Processor 195

Wim Vanderbauwhede, Martin Margala, Sairahul Chalamalasetti, Sohan Purohit

SESSION G: APPLICATIONS OF RECONFIGURABLE SYSTEMS

The Speedy DDR2 Controller For FPGAs 205

Ray Bittner

An Implementation of Security Extensions for Data Integrity and Confidentiality in Soft-Core Processors 212

Austin Rogers, Aleksandar Milenkovic

A Scalable H.264/AVC Variable Block Size Motion Estimation Engine Using Partial Reconfiguration 219

Sumedha Gupta Kodipyaka, Jooheung Lee

High Efficiency Reconfigurable Cache for Image Processing 226

Zahir Larabi, Yves Mathieu, Stéphane Mancini

An Efficient Comparative Evaluation to Buffering Methods for Window-based Image Processing Using Semi-programmable Hardware 233

Akira Yamawaki, Seiichi Serikawa, Masahiko Iwane

Implementation of the Gauss-Newton Algorithm for Non-linear Least-mean-squares Fitting in FPGA Devices 240

Andrea Abba, Antonio Manenti, Andrea Suardi, Angelo Geraci, Giancarlo Ripamonti

High-efficiency FPGA Fully-Based Implementation of the Conjugate Gradient Method 247
Andrea Suardi, Antonio Manenti, Andrea Abba, Angelo Geraci

Hardware-Optimized Ziggurat Algorithm for High-Speed Gaussian Random Number Generators 254
Hassan Edrees, Brian Cheung, McCullen Sandora, David Nummey, Deian Stefan

SESSION H: SHORT PAPERS

FPGA Implementation of a High-Speed Stereo Matching Processor Based on Recursive Computation 263
Masanori Hariyama, Keita Tanji, Michitaka Kameyama

A Multi-Application Mapping Framework for Network-on-Chip Based MPSoC: An FPGA Implementation Case Study 267
Guolei Zhu, Heng Yu, Yajun Ha, Yingmin Wang

A Fine-Grain SIMD Architecture Based on Flexible Ferroelectric-Capacitor Logic 271
Shota Ishihara, Noriaki Idobata, Masanori Hariyama, Michitaka Kameyama

Fault Avoidance in Medium-Grain Reconfigurable Hardware Architectures 275
Kylan Robinson, Jose Delgado-Frias

Transformable Vertexes Information based Algorithm for Online Task Placement in Reconfigurable System 279
Guojun Dai, Peng Liu, Y.Fun Hu, Geyong Min, Zhigang Gao

A Real Chip Evaluation of MuCCRA-3: A Low Power Dycamically Reconfigurable Processor Array 283
Yoshiki Saito, Toru Sano, Masaru Kato, Vasutan Tunbunheng, Yoshihiro Yasuda, Hideharu Amano

FPGA-architecture for Knowledge-Based Target Detection in Radar Signal Processing 287
Santos Lopez-Estrada, Rene Cumplido

Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays 291
Hasitha Waidyasooriya, Masanori Hariyama, Michitaka Kameyama

SESSION I: POSTERS

Nanocomputing Block based Multi-Context FPGA 297
Weisheng Zhao, Christian Gamrat, Yves Lhuillier

Optimizing the FPGA Memory Design for a Sobel Edge Detector 299
Craig Moore, Harald Devos, Dirk Stroobandt

High-Level Exploration for Dynamic Reconfiguration Management 301
Sebastien Pillement, Daniel Chillet, Yaset Oliva, Jean-Christophe Prevotet

An FPGA Implementation of an Elliptic Curve Cryptosystem Coprocessor over Prime Fields 303
Qian Ding, William Robinson

A Multi-Context Programmable Optically Reconfigurable Gate Array 305
Shinya Kubota, Minoru Watanabe

Optically Reconfigurable Gate Array with a One-Time Writable Holographic Memory 307
Takayuki Mabuchi, Kenji Miyashiro, Minoru Watanabe, Akifumi Ogiwara

SESSION J: LATE PAPERS

Lost in Space! Quantifying the Elements of FPGA Speedup 311
Scott Sirowy, Alessandro Forin

Improved gradient-based motion estimation on reconfigurable platforms 315
Guillermo Botella Juan, Uwe Meyer-Bäse, Antonio García Ríos, Luís Parrilla Roure

Woolcano: An Architecture And Tool Flow For Dynamic Instruction Set Extension On Xilinx Virtex-4 FX 319
Mariusz Grad, Christian Plessl

Data path Configuration Time Reduction for Run-time Reconfigurable Systems 323
Mahmood Fazlali, Ali Zakerolhosseini, Mojtaba Sabeghi, Koen Bertels, Georgi Gaydadjiev

Area Evaluation for Parallel Execution in Reconfigurable Processor Architectures 328
Jorge Ortiz

Alignment compensation method for an optically reconfigurable gate array 332
Hironobu Morita, Minoru Watanabe

